gpio_drv.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231
  1. #include "board.h"
  2. static int16_t GPIO_ClkNest = 0;
  3. void GPIO_ReqClkOn(void)
  4. {
  5. rt_base_t level;
  6. level = rt_hw_interrupt_disable();
  7. GPIO_ClkNest++;
  8. M0P_SYSCTRL->PERI_CLKEN0 |= (1u<<28); // set GPIO clk on
  9. rt_hw_interrupt_enable(level);
  10. }
  11. void GPIO_ReqClkOff(void)
  12. {
  13. rt_base_t level;
  14. level = rt_hw_interrupt_disable();
  15. GPIO_ClkNest--;
  16. if (GPIO_ClkNest<=0){
  17. GPIO_ClkNest = 0;
  18. M0P_SYSCTRL->PERI_CLKEN0 &= ~(1u<<28); // set GPIO clk off
  19. }
  20. rt_hw_interrupt_enable(level);
  21. }
  22. void SetClrRegBits(uint32_t Addr, uint32_t BitsMask, uint32_t SetOrClr){
  23. if (SetOrClr){
  24. *((volatile uint32_t *)Addr) |= BitsMask;
  25. } else {
  26. *((volatile uint32_t *)Addr) &= ~BitsMask;
  27. }
  28. }
  29. void GpioInit(uint32_t PinFunc, uint32_t Property){
  30. uint32_t ClkEn;
  31. uint32_t ClkOff;
  32. rt_base_t level;
  33. uint32_t enPort, enPin;
  34. enPort = PinFunc>>16;
  35. enPin = (PinFunc>>8)&0xFFU;
  36. level = rt_hw_interrupt_disable();
  37. ClkEn = M0P_SYSCTRL->PERI_CLKEN0;
  38. ClkOff = (~ClkEn) & (1u<<28); // check GPIO clk is off or not
  39. if (ClkOff){
  40. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn | (0x1u<<28); // set GPIO clk on
  41. }
  42. *((volatile uint32_t*)(((uint32_t)(&(M0P_GPIO->PA00_SEL))) + enPort + (enPin<<2))) = PinFunc&0xFFU;
  43. enPin = 0x1U<<enPin;
  44. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PAADS))) + enPort, enPin, Property&GPIO_ADS_Msk);
  45. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PAOD))) + enPort, enPin, Property&GPIO_OD_Msk);
  46. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PADIR))) + enPort, enPin, Property&GPIO_DIR_Msk);
  47. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PADR))) + enPort, enPin, Property&GPIO_DR_Msk);
  48. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PAPU))) + enPort, enPin, Property&GPIO_PU_Msk);
  49. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PAPD))) + enPort, enPin, Property&GPIO_PD_Msk);
  50. if (ClkOff){
  51. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn; // set back GPIO clk off
  52. }
  53. rt_hw_interrupt_enable(level);
  54. }
  55. void GpioEventInit(uint32_t PinFunc, uint32_t EventType)
  56. {
  57. uint32_t ClkEn;
  58. uint32_t ClkOff;
  59. rt_base_t level;
  60. uint32_t enPort, enPin;
  61. enPort = PinFunc>>16;
  62. enPin = (PinFunc>>8)&0xFU;
  63. enPin = 0x1U<<enPin;
  64. level = rt_hw_interrupt_disable();
  65. ClkEn = M0P_SYSCTRL->PERI_CLKEN0;
  66. ClkOff = (~ClkEn) & (1u<<28); // check GPIO clk is off or not
  67. if (ClkOff){
  68. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn | (0x1u<<28); // set GPIO clk on
  69. }
  70. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PAHIE))) + enPort, enPin, (EventType&GPIO_EVENT_HIGH));
  71. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PALIE))) + enPort, enPin, (EventType&GPIO_EVENT_LOW ));
  72. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PARIE))) + enPort, enPin, (EventType&GPIO_EVENT_RISE));
  73. SetClrRegBits(((uint32_t)(&(M0P_GPIO->PAFIE))) + enPort, enPin, (EventType&GPIO_EVENT_FALL));
  74. if (ClkOff){
  75. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn; // set back GPIO clk off
  76. }
  77. rt_hw_interrupt_enable(level);
  78. }
  79. uint32_t GpioGetEvents(en_gpio_port_t Port, uint32_t BitsMsk)
  80. {
  81. uint32_t ClkEn;
  82. uint32_t ClkOff;
  83. rt_base_t level;
  84. uint32_t Events;
  85. level = rt_hw_interrupt_disable();
  86. ClkEn = M0P_SYSCTRL->PERI_CLKEN0;
  87. ClkOff = (~ClkEn) & (1u<<28); // check GPIO clk is off or not
  88. if (ClkOff){
  89. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn | (0x1u<<28); // set GPIO clk on
  90. }
  91. Events = *((volatile uint32_t*)(((uint32_t)&M0P_GPIO->PA_STAT) + Port));
  92. Events &= BitsMsk;
  93. *((volatile uint32_t*)(((uint32_t)&M0P_GPIO->PA_ICLR) + Port)) = ~Events;
  94. if (ClkOff){
  95. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn; // set back GPIO clk off
  96. }
  97. rt_hw_interrupt_enable(level);
  98. return(Events);
  99. }
  100. void GpioSetPins(en_gpio_port_t GpioPort, uint32_t BitsMask)
  101. {
  102. uint32_t ClkEn;
  103. uint32_t ClkOff;
  104. rt_base_t level;
  105. uint32_t Addr;
  106. Addr = (uint32_t)(&(M0P_GPIO->PABSET)) + GpioPort;
  107. level = rt_hw_interrupt_disable();
  108. ClkEn = M0P_SYSCTRL->PERI_CLKEN0;
  109. ClkOff = (~ClkEn) & (1u<<28); // check GPIO clk is off or not
  110. if (ClkOff){
  111. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn | (0x1u<<28); // set GPIO clk on
  112. }
  113. *((volatile uint32_t*)Addr) = BitsMask;
  114. if (ClkOff){
  115. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn; // set back GPIO clk off
  116. }
  117. rt_hw_interrupt_enable(level);
  118. }
  119. void GpioClrPins(en_gpio_port_t GpioPort, uint32_t BitsMask)
  120. {
  121. uint32_t ClkEn;
  122. uint32_t ClkOff;
  123. rt_base_t level;
  124. uint32_t Addr;
  125. Addr = (uint32_t)(&(M0P_GPIO->PABCLR)) + GpioPort;
  126. level = rt_hw_interrupt_disable();
  127. ClkEn = M0P_SYSCTRL->PERI_CLKEN0;
  128. ClkOff = (~ClkEn) & (1u<<28); // check GPIO clk is off or not
  129. if (ClkOff){
  130. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn | (0x1u<<28); // set GPIO clk on
  131. }
  132. *((volatile uint32_t*)Addr) = BitsMask;
  133. if (ClkOff){
  134. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn; // set back GPIO clk off
  135. }
  136. rt_hw_interrupt_enable(level);
  137. }
  138. uint16_t GpioInPins(en_gpio_port_t GpioPort, uint32_t BitsMask)
  139. {
  140. uint32_t ClkEn;
  141. uint32_t ClkOff;
  142. rt_base_t level;
  143. uint32_t Addr;
  144. uint16_t InBits;
  145. Addr = (uint32_t)(&(M0P_GPIO->PAIN)) + GpioPort;
  146. level = rt_hw_interrupt_disable();
  147. ClkEn = M0P_SYSCTRL->PERI_CLKEN0;
  148. ClkOff = (~ClkEn) & (1u<<28); // check GPIO clk is off or not
  149. if (ClkOff){
  150. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn | (0x1u<<28); // set GPIO clk on
  151. }
  152. InBits = *((volatile uint32_t*)Addr) & BitsMask;
  153. if (ClkOff){
  154. M0P_SYSCTRL->PERI_CLKEN0 = ClkEn; // set back GPIO clk off
  155. }
  156. rt_hw_interrupt_enable(level);
  157. return(InBits);
  158. }
  159. //void GpioSetFunc(uint32_t PinFunc)
  160. //{
  161. // rt_base_t level;
  162. // uint32_t enPort, PinGap;
  163. //
  164. // enPort = PinFunc>>16;
  165. // PinGap = (PinFunc&0xFF00u)>>(8-2);
  166. // level = rt_hw_interrupt_disable();
  167. // M0P_SYSCTRL->PERI_CLKEN0_f.GPIO = 1;
  168. // *((volatile uint32_t*)(((uint32_t)(&(M0P_GPIO->PA00_SEL))) + enPort + PinGap)) = PinFunc&0xFFU;
  169. // M0P_SYSCTRL->PERI_CLKEN0_f.GPIO = 0;
  170. // rt_hw_interrupt_enable(level);
  171. //}
  172. //
  173. //void GpioClrFunc(uint32_t PinFunc)
  174. //{
  175. // rt_base_t level;
  176. // uint32_t enPort, PinGap;
  177. //
  178. // enPort = PinFunc>>16;
  179. // PinGap = (PinFunc&0xFF00u)>>(8-2);
  180. // level = rt_hw_interrupt_disable();
  181. // M0P_SYSCTRL->PERI_CLKEN0_f.GPIO = 1;
  182. // *((volatile uint32_t*)(((uint32_t)(&(M0P_GPIO->PA00_SEL))) + enPort + PinGap)) = 0x00u;
  183. // M0P_SYSCTRL->PERI_CLKEN0_f.GPIO = 0;
  184. // rt_hw_interrupt_enable(level);
  185. //}